

(12) UK Patent Application (19) GB (11) 2 203 919 A (13)

(43) Application published 26 Oct 1988

(21) Application No 8809344

(22) Date of filing 20 Apr 1988

(30) Priority data

(31) 62/099065
62/103380

(32) 22 Apr 1987
28 Apr 1987

(33) JP

(71) Applicant

Sony Corporation

(Incorporated in Japan)

6-7-35 Kitashinagawa, Shinagawa-ku, Tokyo 141,
Japan

(72) Inventor

Kihara Taku

(74) Agent and/or Address for Service

D. Young & Co

10 Staple Inn, London, WC1V 7RD

(51) INT CL⁴

H04N 9/093

(52) Domestic classification (Edition J):

H4F D1B9 D30T1 D30T2 D30T3 D57 D81P HA

(56) Documents cited

None


(58) Field of search

H4F

Selected US specifications from IPC sub-class
H04N

(54) Registration adjustment in colour television cameras

(57) A registration adjusting apparatus for a colour television camera having a plurality of image pick-up tubes 11G, 11R, 11B in which an effective image area (1 Fig 8) is divided into segmented image areas (2ij) and the registration adjustment is effected for every one of the segmented image areas, changes the registration control data sequentially at predetermined intervals and calculates the registration error in every segmented image area over the entire image area from the values of the centring control data produced at time points when the registration errors of the respective segmented image areas are inverted in polarity, thereby to reduce the time necessary for performing registration adjustment. The registration error data is produced using a test chart of vertical and horizontal stripes (6,5, Fig 8) over the segmented image area, and the registration error data at the centres of the respective segmented image areas (2ij) are obtained by interpolation or extrapolation.








FIG. 2




FIG. 6




FIG. 8






FIG. 9



2203919

FIG. 7



—	—	—	—
—	—	—	—
—	—	—	—

FIG. 10A

—	—	—	—
—	—	—	—
—	—	—	—

FIG. 10E

—	—	—	—
—	—	—	—
—	—	—	—
Cu1	—	—	—

FIG. 10B

—	—	—	Cd9
—	—	—	—
—	—	—	—
—	—	—	—

FIG. 10F

—	—	—	—
—	—	—	—
Cu2	—	—	—
Cu1	Cu2	—	—

FIG. 10C

—	—	—	Cd8
—	—	—	Cd9
—	—	—	—
—	—	—	—

FIG. 10G

Cu3	Cu4	Cu6	Cu7
Cu2	Cu3	Cu5	Cu6
Cu1	Cu2	Cu4	Cu5

FIG. 10D

Cd2	Cd4	Cd6	Cd8
Cd1	Cd3	Cd5	Cd7
Cd1	Cd2	Cd3	Cd6

FIG. 10H

D	D	D	D
D	D	D	D
D	D	D	D

FIG. 11A

U	U	U	U
U	U	U	U
U	U	U	U

FIG. 11E

D	D	D	D
D	D	D	D
U	D	D	D

FIG. 11B

U	U	U	U
U	U	U	U
U	U	U	U

FIG. 11F

D	D	D	D
U	D	D	D
U	U	D	D

FIG. 11C

U	U	U	U
U	U	U	U
U	U	U	U

FIG. 11G

U	U	U	U
U	U	U	U
U	U	U	U

FIG. 11D

D	D	D	D
D	D	D	D
D	D	D	D

FIG. 11H

FIG. 12A

$\frac{\text{Cu3}-\text{Cd2}}{2}$ (M ₁₁)	$\frac{\text{Cu4}-\text{Cd4}}{2}$ (M ₁₂)	$\frac{\text{Cu6}-\text{Cd6}}{2}$ (M ₁₃)	$\frac{\text{Cu7}-\text{Cd8}}{2}$ (M ₁₄)	$\frac{\text{Cu9}-\text{Cd9}}{2}$ (M ₁₅)
$\frac{\text{Cu2}-\text{Cd1}}{2}$ (M ₂₁)	$\frac{\text{Cu3}-\text{Cd3}}{2}$ (M ₂₂)	$\frac{\text{Cu5}-\text{Cd5}}{2}$ (M ₀)	$\frac{\text{Cu6}-\text{Cd7}}{2}$ (M ₂₄)	$\frac{\text{Cu8}-\text{Cd8}}{2}$ (M ₂₅)
$\frac{\text{Cu1}-\text{Cd1}}{2}$ (M ₃₁)	$\frac{\text{Cu2}-\text{Cd2}}{2}$ (M ₃₂)	$\frac{\text{Cu4}-\text{Cd3}}{2}$ (M ₃₃)	$\frac{\text{Cu5}-\text{Cd6}}{2}$ (M ₃₄)	$\frac{\text{Cu7}-\text{Cd7}}{2}$ (M ₃₅)



FIG. 12B

M ₁₁ -M ₀	M ₁₂ -M ₀	M ₁₃ -M ₀	M ₁₄ -M ₀	M ₁₅ -M ₀
M ₂₁ -M ₀	M ₂₂ -M ₀	O	M ₂₄ -M ₀	M ₂₅ -M ₀
M ₃₁ -M ₀	M ₃₂ -M ₀	M ₃₃ -M ₀	M ₃₄ -M ₀	M ₃₅ -M ₀

FIG. 13

The diagram illustrates a control system for a motor, featuring a feedback loop and a digital control unit. The system includes the following components and connections:

- Input Section (30):** A reference input ΔT (37) is fed into a summing junction (36). The output of the summing junction is fed into a block ΔT (35), which then feeds into a block ΔT (34). The output of block 34 is fed into a block ΔT (33), which then feeds into a block ΔT (32). The output of block 32 is fed into a block ΔT (31), which then feeds into a block ΔT (30).
- Feedback Section (40):** The output of the system is fed back through a series of blocks: ΔT (39), ΔT (38), ΔT (37), ΔT (36), ΔT (35), ΔT (34), ΔT (33), ΔT (32), ΔT (31), and ΔT (30).
- Control Unit (50):** The control unit includes a CPU (51) connected to ROM (52) and RAM (53). The CPU is also connected to a U/D (54) and a V/H (55). The U/D (54) is connected to a V/H (55) and a R/B (56). The V/H (55) is connected to a R/B (56) and a G (57). The G (57) is connected to a S/H (58) and a V/H (59).
- Motor and Sensors (60):** The motor (60) is connected to a series of sensors: ΔT (37), ΔT (36), ΔT (35), ΔT (34), ΔT (33), ΔT (32), ΔT (31), and ΔT (30).



REGISTRATION ADJUSTMENT IN COLOUR TELEVISION CAMERAS

This invention relates to methods of registration adjustment for multi-tube colour television cameras, and to multi-tube colour television cameras with an automatic registration adjusting system.

In a multi-tube colour television camera having a plurality of image pick-up devices, such as red, green and blue image pick-up tubes, extremely complex control systems are typically required to achieve registration of the images produced by the respective pick-up tubes. One known approach is to correct the beam deflection currents so as to align the central positions of the output images of each of the respective pick-up tubes. One approach disclosed in our US patent specification US-A-4 503 456 provides registration adjusting apparatus for a colour television camera having three pick-up tubes, in which the picture screen is divided into a plurality of segmented image areas, and a registration test chart is reproduced. The registration adjustment is then effected at each segmented image area to achieve uniform registration over the entire area of the screen.

Figure 1 of the accompanying drawings is a representation of a television screen for explaining this previously proposed system. Generally, the effective image area of a colour television camera is divided into an odd number of rows and an odd number of columns, for example, seven rows and seven columns, thereby providing forty-nine segmented image areas. Nevertheless, to explain the system more simply, an effective image area 1 is shown in Figure 1 consisting of three rows and five columns, thereby providing fifteen segmented image areas 2_{11} to 2_{15} , 2_{21} to 2_{25} , and 2_{31} to 2_{35} . The registration test chart includes a cross "+" at the centre of each segmented area that form a three-by-five matrix in the horizontal and vertical directions, respectively. The optical image 4_{ij} of a mark "+" is focused at the centre of each segmented image area 2_{ij} .

In this system, it is generally the approach to perform registration of the red signal from the red image pick-up tube and the blue signal from the blue pick-up tube with reference to the green signal from the green pick-up tube. Of course, it is understood that any one of the three colours could be originally chosen as the reference with which the other two colours are registered. Thus, for

each segmented area of the image area 1, the registration error data representing the registration errors in the vertical direction (V-errors), and the registration errors in the horizontal direction (H-errors) of each of the red and blue image pick-up tubes are detected
5 relative to the green image pick-up tube, which is used as the reference.

Generally, such registration error data is converted into digital data and stored temporarily in a corresponding location of a memory. Thus, such memory areas have matrix addresses corresponding
10 to the three rows and five columns of the image area 1. Each memory area, thus defined, then stores the registration error data representing the H-error and the V-error for a respective segmented image area. The data stored in the respective vertically adjacent elements of the memory area are then interpolated to obtain the error
15 data for each scanning line using a digital approximation technique. A similar interpolation operation also takes place with the data stored in the memory areas that are adjacent to each other in the horizontal direction. However, interpolation in that case may be performed as analogue signal processing using a low-pass filter.
20 Generally, the horizontal interpolation does not require digital signal processing techniques. Then, the registration compensating data that is stored in the memory areas is read out in synchronism with a scanning signal and is converted into an analogue correction signal used to control the horizontal and vertical deflecting
25 currents.

In this way, correction of the image size of each pick-up tube, deflection linearity, skew distortion, and pin-cushion distortion or the like may be simultaneously achieved over all of the segmented image areas during registration compensation.

30 Therefore, by use of this automatic technique, the image registration adjusting operation for a colour television camera having a plurality of image pick-up tubes is much simpler than the previously employed manual technique, in which each colour is adjusted in registration by visually viewing the screen and making manual
35 adjustments.

One example of a registration adjusting system for a colour television camera having a plurality of image pick-up tubes is shown

in Figure 2 of the accompanying drawings. In this system a television camera is provided with three image pick-up tubes 11G, 11R and 11B that produce the green, red and blue components of the colour signal, respectively. The image pick-up tubes 11G, 11R and 11B are provided, respectively, with deflection coils 12G, 12R and 12B, and the output video signals are supplied to respective preamplifiers 13G, 13R and 13B.

A deflection control circuit 20 includes horizontal and vertical sawtooth waveform generating circuits 21H and 21V. The vertical sawtooth waveform generator 21V provides an output fed directly to a drive amplifier 22G, as well as outputs fed to drive amplifiers 22R and 22B through a one horizontal scan period (1H) delay line 23 and adders 24R and 24B. Similarly, the horizontal sawtooth waveform generator 21H supplies an output directly to a drive amplifier 25G, as well as outputs to drive amplifiers 25R and 25B through a ΔT delay line 26 and adders 27R and 27B. The output from the drive amplifiers 22G, 22R and 22B, and the outputs from the other corresponding amplifiers 25G, 25R and 25B are fed directly to the corresponding deflection coils 12G, 12R and 12B. Accordingly, the phase of the output signal from the green image pick-up tube 11G is used as a reference to perform registration compensating, and such phase is advanced relative to the phases of the output signals from the red and blue image pick-up tubes 11R and 11B by 1H in the vertical direction and by ΔT in the horizontal direction.

In producing the signals used for registration compensation, an edge signal generating circuit 30 is provided that has as one input the green image signal produced by the green image pick-up tube 11G fed to the preamplifier 13G, whose output is a signal represented at waveform A in Figure 3 of the accompanying drawings. The output of the preamplifier 13G is fed through a pair of 1H delay lines 31 and 32, with the output of the delay line 32 being fed to the minus input of a subtractor 33, to which is supplied at the plus input the original, undelayed signal from the preamplifier 13G, so that the subtractor 33 produces a pulse having a width of 2H, as shown in waveform C of Figure 3, that corresponds to the horizontal edge of the image. The signal at the junction point F between the delay lines 31 and 32 is fed through a pair of ΔT delay lines 34 and 35, and is

also fed directly to the plus input of a second subtractor 36. Therefore, an output signal similar to the output from the subtractor 33 is produced by the subtractor 36, that is, an edge signal having a pulse width of $2\Delta T$ that corresponds, however, to the vertical edge
 5 of the image, instead of the horizontal edge signal produced by the subtractor 35. In the present case $2\Delta T$ equals approximately 300 nanoseconds.

The output signal from the subtractor 33 is fed through a ΔT delay line 37 to contact V (vertical) of a change-over switch 38.
 10 Similarly, the output from the subtractor 36 is fed to contact H of the switch 38, so that the edge signals representing the horizontal and vertical edges of the image can be alternately selected using the switch 38. This edge signal has a positive polarity at the leading edge of the video signal, and a negative polarity at the trailing edge
 15 of the video signal. The edge signal is fed to an edge detector circuit 39 that generates a sampling pulse corresponding in time to the edge signal, and the sampling pulse is represented at waveform D in Figure 3.

The signal at a junction Q between the delay lines 34 and 35 is
 20 the output of the preamplifier 13G having been passed through the delay lines 31 and 34 and, thus, is the output signal from the preamplifier 13G having been delayed by an amount $(1H + \Delta T)$, and is represented at waveform E in Figure 3. The signal at junction Q is then fed to the negative input of a comparator circuit 41 whose other,
 25 positive, input is derived from a change-over switch 42 that has two inputs connected through the preamplifiers 13R and 13B to the pick-up tubes 11R and 11B, respectively. It is these signals that contain the registration errors to be compensated using the green signal as the reference.

30 Thus, the output from the comparator circuit 41 is a position error signal representing the amount of registration error in the image produced by the red or blue image pick-up tube 11R or 11B with respect to the reference image from the green image pick-up tube 11G. This position error signal is then supplied to a multiplier 43,
 35 wherein it is multiplied by either the horizontal or vertical edge signal, waveform C of Figure 3, which is the output of the switch 38. Therefore, if the switch 38 is in the position shown in Figure 2, then

the position error amount is given as ΔV and the output from the multiplier 43 is a position error signal of magnitude ΔV relating to either the upper or lower registration error of the output image of the red or blue image pick-up tube 11R or 11B, depending upon the position of the switch 42, with respect to the reference output image of the green image pick-up tube 11G.

Similarly, when the switch 38 is connected in the opposite state to that shown in Figure 2, the output of the multiplier 43 is a position error signal of magnitude ΔH with a direction of either the left-hand or right-hand side of the horizontal registration error of the output image from the red or blue image pick-up tubes 11R or 11B relative to the reference output image of the green image pick-up tube 11G.

The position error signal from the multiplier 43, waveform H of Figure 3, is fed to a sample-and-hold circuit 44, which samples and holds signal ΔH for the duration of a sampling pulse, represented at waveform D of Figure 3, and produces a DC sample-and-hold voltage. The DC sample-and-hold voltage, the waveform of which is shown at J in Figure 3, corresponds in level and polarity to the error signal output from the multiplier 43. Sampling pulse D is supplied to the sample-and-hold circuit 44 through a so-called slice circuit 45 to eliminate noise components, and also through an AND gate 46. The opening and closing of the AND gate 46 is controlled by a sampling gate pulse G fed thereto from a control circuit 50 through a pulse shaper 57. The sampling gate G pulse fed to the AND gate 46 is generated by the control circuit 50 in correspondence with each of the segmented image areas 2_{ij} of the image area 1 of Figure 1.

The control circuit 50 includes a central processing unit (CPU) 51 that comprises a microcomputer and suitable memories, a read only memory (ROM) 52, and a random access memory (RAM) 53. The RAM 53 has the matrix addresses stored therein that correspond to the segmented image areas 2_{11} to 2_{35} , as described above, and also includes a memory area to store the interpolation data, also described above. The output waveform of the sample-and-hold circuit 44 is shown at waveform J in Figure 3, and is fed to an input of a comparator 54 wherein it is compared with a reference voltage, which in this case is earth potential or zero volts, thereby to detect the polarity of the

registration error data, that is, up or down or left or right. The comparison output signal from the comparator 54 will go to a high or low level depending upon the polarity of the registration error data, and is fed to the up/down (UD) input terminal of an up/down counter 55. The counter 55 has the vertical sync signal V_D supplied thereto at input CK as a clock pulse, so that the counter 55 counts up or down in accordance with a high or low level, respectively, of the comparison output signal of the comparator 54. The data from the counter 55 is supplied as input data to the CPU 51. It should be noted that the functional equivalent of the counter 55 could be readily achieved using a microcomputer program in the CPU 51. Furthermore, various operational programs for the interpolation, as well as programs for controlling the entire system, can also be a part of this microcomputer system by being written into the ROM 52.

The horizontal drive signal HD and the vertical drive signal VD are supplied as trigger pulses to a clock signal generator 56, from which are derived clock pulses that are synchronised with the horizontal and vertical scanning operations of the pick-up tubes 11G, 11R and 11B. This clock pulse signal is then fed to the CPU 51 that serves to actuate the pulse shaper 57 to produce the gate pulses G fed to the AND gate 46. The gate pulse G is generated by the pulse shaper 57 to correspond with the centre of each segmented image area 2_{ij} of the image area 1.

Thus, in response to the positions of the switches 38 and 42, the registration error data represents whether the output image from the red image pick-up tube 11R or the blue image pick-up tube 11B is mis-directed in either the horizontal or the vertical direction with respect to the reference output image from the green image pick-up tube 11G. This data is then sequentially stored in the CPU 51 at every segmented image area 2_{11} , 2_{12} ... 2_{15} of the rows of the image area 1 or at every segmented image area 2_{11} , 2_{21} and 2_{31} of the respective columns of the image area 1. Therefore, a four-channel registration adjustment can be effected, such four channels comprising the red vertical (R/V), the blue vertical (B/V), the red horizontal (R/H), and the blue horizontal (B/H).

A demultiplexer 60 is provided for demultiplexing or reordering this four-channel registration data, and the demultiplexer 60 includes

four memories 61, 62, 63 and 64 that are connected via a data bus to the CPU 51. Accordingly, the stored registration compensation data are read out from the memories 61, 62, 63 and 64 in synchronism with the scanning operations of the respective image pick-up tubes 11G, 11R and 11B. Such stored registration compensation data is converted into analogue signals by digital-to-analogue (D/A) converters 65, 66, 67 and 68, and the suitably converted data is then fed to the adders 24R, 24B, 27R and 27B of the deflection control circuit 20.

When the registration adjustment of a particular channel in the selected segmented image area 2_{ij} of the image area 1 commences, for example, if it is desired to perform registration adjustment in channel R/V, then the maximum compensation width W and an initial value D_0 are set in the counter 55 based upon the desired accuracy with which the respective image pick-up tubes 11G, 11R and 11B are mounted in the colour television camera. Because this system is a comparative control system, no compensation data will be generated based on the initial value D_0 .

Assuming that the output from the sample-and-hold circuit 44, as represented by waveform J in Figure 3, has a positive polarity at a time when the first clock pulse is supplied to the counter 55, then the comparison output from the comparator 55 will go to a high level, so that the count value of the counter 55 will be incremented from the initial value D_0 by an amount $W/2$ to a new value D_1 . This action of the count value and the counter 55 is represented in Figure 4 of the accompanying drawings, in which ordinates represent the count value in the counter 55 and the abscissae represent time, such time being based on the clock pulses fed to the counter 55. Therefore, it is seen that with a value $W/2$ in the counter 55, the D/A converter 65 supplies a compensation amount corresponding to this increased amount $W/2$ to the adder 24R of the deflection control circuit 20. Accordingly, the output from the red drive amplifier 22R is increased and the position of the red image is moved in the direction to decrease the registration error of the red image pick-up tube 11R relative to the green image pick-up tube 11G.

Now, the sample-and-hold circuit 44 will again supply a registration error signal to the comparator 54 representing the new position of this image based upon the change introduced by the drive

amplifier 22R. If the output from the sample-and-hold circuit 44 has a positive polarity at the time when the second clock pulse is supplied to the counter 55, the output from the comparator 54 will again be at a high level so that the counter 55 counts up from value
 5 D_1 to value D_2 by an amount $W/4$. Then, the D/A converter 65 supplies the compensation amount corresponding to the increased amount $W/4$ to the adder 24R of the deflection control circuit 20 and the red image is adjusted accordingly. Thus, it is seen that the content of the counter 55 is incremented or decremented by the compensating width
 10 $W/2^m$ which is reduced at every compensation by one-half and, thus, the compensation signal is converged to the desired value, denoted as D_F . This compensating width function can be set in the counter 55 by the CPU 51, particularly when the counter 51 is a software implementation in the microcomputer.

15 When the compensation width that is set or determined by the output of the counter 55 reaches to within one bit of the limit of the counter 55, that is, in this example $W/32$ as represented in Figure 4, the content of the counter 55 is incremented or decremented by one bit at every compensation point thereafter. However, if the increment or
 20 decrement by one bit is effected four times, for example, this repetition is detected by the CPU 51, and is determined that the compensating data has been converged to the desired value D_F . Accordingly, the content D_8 of the counter 55 at that time is stored at a predetermined address in the RAM 53.

25 After the registration adjustment for one of the four channels has been completed for all of the segments of the image area 1, which might require for example ten fields per column, the registration adjustment for the remaining three channels is then sequentially performed, with the result that the pick-up tubes 11R and 11B will
 30 produce output images with no colour mis-registration relative to the green image pick-up tube 11G.

In Figure 1, the image area 1 is divided into a large number of segmented image areas, and if the centring adjustment is first effected with respect to the central one of the segmented image areas,
 35 then the centre of the output image of the green image pick-up tube 11G, and the centres of the output images of the red and blue pick-up tubes 11R and 11B are in coincidence with each other, and the

registration adjustment for each of the segmented image areas is effected. Because the centre areas are in coincidence, the compensation amounts for the respective other segmented image areas are substantially reduced.

- 5 An extremely fine registration adjustment can be performed using a similar procedure to obtain even better results by setting the minimum compensation width of the counter 55 to a smaller value after completion of the above-described registration adjustment.

10 This previously proposed apparatus typically operates at a speed such that registration adjustment for one channel per column of the plurality of segmented areas of the pick-up image area takes approximately ten fields of the video signal. Thus, in a colour television camera operating according to the NTSC system, in which the image area is divided into segmented image areas of seven rows and
15 seven columns, one registration adjustment will require around two hundred and eighty video fields or approximately 4.7 seconds. This time period, while seeming short, is a practical drawback in that it hinders rapid registration adjustment of the video camera.

20 Moreover, when a television camera operating according to the high definition television system (HDTV) is employed and registration compensation is performed, the number of segmented image areas will typically be increased to 13 rows and 13 columns. Accordingly, one registration adjustment will then take a time equivalent of five hundred and twenty video fields or approximately 8.7 seconds.

- 25 According to the present invention there is provided a multi-tube colour television camera with an automatic registration adjusting system, the camera comprising:

first and second pick-up tubes for deriving respective first and second video signals corresponding to an image of a registration
30 adjustment test chart;

deflection control means for controlling beam deflection of said first and second image pick-up tubes;

error sampling means for comparing said first and second video signals to produce registration errors, and sampling said registration errors
35 at points therein corresponding to an array of segmented areas of the image of said test chart;

deflection control data generating means for generating deflection

control data supplied to said deflection control circuit in response to sampled registration errors from said error sampling means, so that the registration errors are sequentially varied in response to generated deflection control data;

5 polarity detecting means for detecting changes in polarity of the registration errors from said error sampling means for each of said segmented areas of the image;

memory means having a plurality of addresses corresponding to said segmented areas of the image for storing the deflection control data
10 at each of said addresses when the registration error of the corresponding segmented area changes polarity;

control means for controlling the deflection control data when the registration errors of all segmented areas of the image change polarities; and

15 read out means for reading out deflection control data from said memory means and feeding deflection control data based on said read out data to said deflection control circuit.

According to the present invention there is also provided a method of registration adjustment for a multi-tube colour television
20 camera, the method comprising:

deriving respective first and second video signals corresponding to an image of a registration adjustment test chart from respective first and second pick-up tubes;

controlling beam deflection of said first and second image pick-up
25 tubes;

comparing said first and second video signals to produce registration errors and sampling said registration errors at points therein corresponding to an array of segmented areas of the image of said test chart;

30 generating deflection control data supplied to said deflection control circuit in response to sampled registration errors from said error sampling, so that the registration errors are sequentially varied in response to generated deflection control data;

detecting changes in polarity of the registration errors from said
35 error sampling for each of said segmented areas of the image;

storing the deflection control data in a memory having a plurality of addresses corresponding to said segmented areas of the image at each

of said addresses when the registration error of the corresponding segmented area changes polarity;

controlling the deflection control data when the registration errors of all segmented areas of the image change polarities; and

- 5 reading out deflection control data from said memory and feeding deflection control data based on said read out data for controlling said beam deflection.

Thus an embodiment of registration adjusting apparatus in a multi-tube colour television camera in which the image area is divided
 10 into a plurality of segmented areas can be provided. Registration errors of the plurality of image pick-up tubes in the respective segmented image areas are detected and at least one of the deflection circuits of the plurality of image pick-up tubes is controlled in response to the detected registration errors. A deflection control
 15 data generator produces deflection control data to control the deflection circuit, and a polarity detecting circuit detects a change in polarity of the registration error for each segmented image area each time the deflection control data from the deflection control generator is changed in response to the detected area. A memory is
 20 provided that is arranged to have addresses corresponding to the segmented image areas and deflection control data is written into the memory at the time at which a change of polarity of the error signal is detected by the polarity detecting circuit. This polarity detecting circuit operates to detect changes in registration errors in
 25 all the segmented image areas, and to control the deflection control data accordingly in connection with a calculating circuit that calculates the registration error in each segmented image area from the corresponding deflection control data written in the appropriate address of the memory. Thus, the deflection circuit is controlled
 30 based on the output from this calculating circuit.

By sequentially changing the centring control data at predetermined times, the registration errors of the segmented image areas can be calculated by the centring control data each time the polarities of the registration errors at the respective segmented
 35 image areas of the image area are inverted, that is, each time the polarity changes, so that the time required for forming the registration of adjustment is substantially reduced.

The invention will now be described by way of example with reference to the accompanying drawings, throughout which like parts are referred to by like references, and in which:

Figure 1 is a representation of an image area divided into
5 segments;

Figure 2 is a schematic in block diagram form of a previously proposed registration adjusting system for use with a multi-tube colour television camera;

Figure 3 represents signal waveforms at respective points in
10 Figure 2;

Figure 4 is a graph for explaining the registration adjustment operation of the system of Figure 2;

Figure 5 is a block diagram of an embodiment of the present invention;

15 Figure 6 is a block diagram for explaining the registration adjusting operation for a multi-tube colour television camera, according to the present invention;

Figure 7 is a flow chart showing the operation of Figure 6;

Figure 8 is a representation of a segmented image area having a
20 target pattern formed thereon;

Figure 9 is a graphical representation of the variance in the registration centring data produced by the embodiment of Figure 5;

Figures 10A to 10H are pictorial representations of the segmented image areas showing the changes in polarity that are
25 produced as the registration adjustments are performed by the embodiment of Figure 5;

Figures 11A to 11H are pictorial representations of the segmented image areas showing the correction data located therein;

Figures 12A and 12B are pictorial representations of segmented
30 image areas showing the registration correction adjustments made according to the embodiment of Figure 5;

Figure 13 is a block diagram form of another embodiment of the present invention;

Figure 14 is a pictorial representation of a segmented image
35 area showing a target arranged thereon for use with the embodiment of Figure 13; and

Figure 15 is a plot showing the registration adjusting

operation of the embodiment of Figure 13.

In Figure 5, the elements that are common to the previously proposed registration adjusting apparatus of Figure 2 will not be described in detail. In this embodiment of the present invention, a temporary memory circuit 71 is provided with addresses corresponding to the respective segmented image areas 2₁₁ and 2₃₅ of the image area 1 of Figure 1. The temporary memory 71 can comprise a latch circuit and a D/A converter or the like, and a description of the internal workings thereof is not necessary to understand the embodiment of Figure 5. The temporary memory 71 receives the actual registration error information from the sample-and-hold circuit 44 through an adder 72, and the output from the temporary memory 72 is fed back through the adder 72 to perform an integration function.

Two address generators 73 and 74 are connected to receive the vertical drive signal VD and the horizontal drive signal HD, respectively, at the clear input terminals thereof. The horizontal drive signal HD is also used as a clock signal by the vertical address generator 73. The horizontal address generator 74 is connected to receive a clock signal having a frequency selected as $N \cdot f_H$, where N for the HDTV system camera is greater than 2,000, for example. Thus, for the HDTV system, the clock frequency of the horizontal address generator 74 is approximately 70 MHz. Although the edge signal generator 30 is not shown in detail in Figure 5, it is identical to that shown in Figure 2, and in the HDTV system the delay time in the ΔT delay lines 34, 35 and 37, which form the edge signal, will be approximately 55 nanoseconds. A selector switch 75 receives the output addresses from the vertical and horizontal address generators 73 and 74 at one input, and receives an address signal from the CPU 51 that is a portion of the control circuit 50. The switch 75 then selects between the two inputs under control of the CPU 51 and feeds the selected address to the temporary memory circuit 71. The output of the temporary memory circuit 71 is then fed to one input of the comparator 54, the other input of which is earthed as a reference, and the output of the comparator 54, which will either have a high or low level, is fed to the CPU 51.

Two memories 58U (up) and 58D (down) are operably connected to the CPU 51 and the RAM 53, and are arranged to have address memory

storage areas that correspond to the segmented image areas 2₁₁ to 2₃₅ of the image area 1 of Figure 1, similar to the RAM 53 as described above. As will be described below, the values at particular time points of the centring control data derived from the CPU 51 are
5 stored in respective addresses of the memories 58U and 58D, respectively. A demultiplexer 80 is provided to separate the centring control data into the desired four channel values, which are substantially DC signals, and, as above, such four channels are represented by R/V, B/V, R/H and B/H, and are based upon the centring
10 control data from the CPU 51. This four channel information is fed to the corresponding adders 24R, 24B, 27R and 27B in the deflection control circuit 20, as in the apparatus of Figure 2. The registration correction demultiplexer 60 used in the registration adjustment apparatus of Figure 2 is also provided in the embodiment of Figure 5,
15 and includes all the RAMs and D/A converters of the earlier system.

The principal functional blocks of the present invention found in the embodiment of Figure 5 are shown in a more general nature in the block diagram of Figure 6, in which a deflection control data generator 91 produces an output fed to a Y-contact of change-over
20 switch 92. The output of the switch 92 from the movable contact thereof is fed to a corresponding movable contact of a second change-over switch 93. The movable contacts of the switches 92 and 93 are ganged. A registration error polarity detecting circuit 94 receives the registration error data, as might be produced, for example, by the
25 sample-and-hold circuit 44 of Figures 2 and 5, and is connected to a polarity change detecting circuit 95 that detects all of the segmented image area polarity changes. The output of the polarity change detecting circuit 95 is also connected to the switch 92 as the control signal therefor. The output from the polarity change detecting
30 circuit 95 is supplied to the deflection control data generator circuit 91 and also as the control input to the switch 93. The output of the switch 93 is stored in a memory 96, and the output from the memory 96 is fed to a calculating circuit 97. The memory 96 is the more general representation of up/down memories 58U and 58D of the
35 embodiment of Figure 5. Accordingly, the output from the calculating circuit 97 is then fed to the deflection control circuit 20, shown in detail in Figures 2 and 5. The notations applied to the switch

contacts indicate the status of the data being fed therethrough. More specifically, the Y side of the switch 92 means that the movable contact selects that contact when the polarity of the registration error changes, and the N side means the opposite condition because the control data generated by the deflection control data generator 91 must be supplied to the memory 96 (58U and 58D) if the polarity changes. Similarly, the N side of the switch 93 means that the movable contact is turned to the N side if the polarities of all of the segmented image areas has not changed, and is turned to the Y side when all have changed polarities.

The block diagram of Figure 6 shows in a system embodiment the functioning as represented by the flow chart of Figure 7. In the following description of the operation, it is assumed that the effective image area is divided into segmented image areas 2₁₁ to 2₃₅ that form a three-by-five matrix, as shown in Figure 1, for example. Note that, as in the systems described in relation to Figure 2 above, the matrix is actually a seven-by-seven matrix. The registration test chart provided in accordance with the embodiment is shown in Figure 8 formed of cross-stripes comprising three horizontal stripes 5₁, 5₂ and 5₃, and five vertical stripes 6₁ to 6₅.

As can be determined from Figure 6, the adder 72, the temporary memory 71, and the switch 75 are not absolutely necessary for achieving the desired operation. The output signals from the address generators 73 and 74 can be fed directly to the CPU 51 in order for it to recognize to which segment the output of the comparator 52 belongs. Because the output of the comparator 54 is synchronized with the outputs of the address generators 73 and 74, the CPU 51 can detect the address of the segment at which the polarity of the error data changes. Practically speaking, however, the operating speed of a typical CPU is not as high as the scanning speed of the camera, so that there is the real possibility that the CPU may misdetect the polarity change of a segment. Because of this difference in operating speeds between the CPU and the registration error production circuit, the temporary memory 71 and the switch 75 are generally desirable. When using a memory, the error data is stored in the memory in real time, that is, at high speed, and then the CPU can read the data out of the memory more slowly by generating the appropriate address

signals for the memory.

In this embodiment, the address generators 73 and 74 count clock signals (Nf_H) in synchronism with the vertical and horizontal scans thereby to produce positional information or data based on the vertical and horizontal directions relative to the dot on the picture screen of the pick-up tube 11G being scanned by the electron beam.

In a first field, during the period in which the electron beam scans the horizontal stripe 5_i in one segmented image area 2_{ij} of the image area 1, the vertical registration error signal from the sample-and-hold circuit 44 and the output produced by the temporary memory 71 at each clock signal of frequency Nf_H are added by the adder 72, and the added result is written back into the temporary memory 71. This is simply an integration operation. Similarly, during the time in which the electron beam scans vertical stripe 6_j at an arbitrary segmented image area 2_{ij} of the image area 1, the horizontal registration error signal from the sample-and-hold circuit 44 and the output from the temporary memory 71 at each scan line are added by the adder 72, with the summation again being written back into the temporary memory 71.

Thus, when the scanning operation of the first field has ended, the error data or integrated values of the registration errors of the corresponding segmented image areas 2_{11} to 2_{35} are stored at respective addresses in the temporary memory 71. The registration error data of the respective segmented image areas that are stored in the temporary memory 71 contain the centring error components of the pick-up tubes 11R and 11B. Accordingly, the DC centring error components over all of the image areas and the AC registration error components particular to the respective segmented image areas of the image area can be calculated as follows.

The polarity of each of the registration error data points corresponding to the segmented image areas 2_{11} to 2_{35} of the image area 1 is detected at every one of the four channels R/V, B/V, R/H and B/H by the comparator 54, and then latched into the CPU 51.

As represented in Figure 9, at the adjustment starting point t_{d0} of one arbitrary channel, for example, channel R/V, the deflection control data generator 91, shown for example in the general diagram of Figure 6, that is a part of the CPU 51, generates an

initial value C_{u0} of the centring control data. Initial value C_{u0} of the centring control data is then converted into DC by the centring control demultiplexer 80, and fed to the adder 24R of the deflection circuit 20. Thus, the entire image obtained by the red image pick-up tube 11R can be moved, for example, downwardly, by a distance corresponding to the initial value C_{u0} of the centring control data. As the output image is moved accordingly, the polarity of the error data of each segmented image area stored in the temporary memory 71 is such that will cause an increase in the control data at each segmented image area. At such time, no data is written in any of the areas of the memory 96 of Figure 6. This condition in which no data is being written is pictorially represented in Figure 10A.

When actual registration adjustment begins, the centring control data is updated in an increasing direction at every field on a bit-by-bit basis, as represented at step 101 in the process flow chart of Figure 7. At this time, the polarity detecting circuit 94 of Figure 6 decides whether there is a segmented image area 1 in which the polarity of the error information stored in the temporary memory 71 is inverted, thereby to decrease the control data in response to the most recent control data. The polarity inversion may be thought as being either in the up direction (U) or the down direction (D). This checking of the error data to determine whether it changes polarity in a segmented area is represented at step 102 of Figure 7. If the determination in step 102 is that there is no segmented image area in which a positive inversion appears, that is, a change from direction D to direction U, the centring control data is then continuously updated. At the time point t_{u1} in Figure 9, where the value of the centring control data reaches C_{u1} , if the polarity of the error information on segmented image area 231, represented by the framed segment in Figure 11B, is inverted positively, the switch 92 is controlled to be temporarily connected in the state as illustrated in Figure 6 by the detected output from the polarity detector circuit 94. As such time, the switch 93 is then connected in the illustrated state and the value C_{u1} of centring control data from the data generating circuit 91 is stored in the memory 96 at the memory area corresponding to segmented image area 231, which storing operation is represented in step 103 of Figure 7.

The updating of the centring control data is continued and at time t_{u2} where the value reaches C_{u2} as represented in Figure 9, if the polarities of the error data at the segmented image areas 221 and 232 denoted by the framed segments in Figure 11C are positively inverted as described above, the value C_{u2} of the centring control data from the data generating circuit 91 is stored in the memory 96 at the memory areas corresponding to the segmented image areas 221 and 232, as represented in Figure 11C.

As the centring control data is then updated, the segmented image area polarity detecting circuit 95 decides whether the polarities of the error data of all of the segmented image areas of the image area are positively inverted, as represented by the termination of step 104 of Figure 7. At some point in time, t_{un} after 2^m fields have elapsed, for example, 32 fields from the adjustment starting point t_{u0} , the value of the centring control data reaches C_{un} , as represented at the apex of the graph of Figure 9. If the polarities of the error data over all of the segmented image areas 211 to 235 are positively inverted, under control of the detected output from the entire segmented image area polarities detecting circuit 95, the values C_{u1} to C_{un} of the centring control data from the deflection control data generating circuit 91 are stored in the memory 96 over all of the memory areas corresponding to segmented image areas 211 to 235, as represented in Figure 10D. Thereafter, the renewal of the data from the deflection control data generating circuit 91 ceases and the switch 93 is connected in the opposite direction to that shown in Figure 6.

Therefore, it is seen that the value C_{u5} of Figure 10D of the deflection control data in the central segmented image area 223 of the image area 1 is actually the centring error component itself. Furthermore, because the registration control sensitivity and the centring control sensitivity are different relative to a change of one bit in the deflection control data, the difference resulting from reducing the value C_{u5} of the control data at the central segmented image area from the values of the control data of other segmented image areas is multiplied by the control sensitivity ratio in order to produce the registration error component for each segmented image area. This control sensitivity ratio is then made constant over the

entire image area for every colour television camera.

Thus, according to this embodiment, the registration adjustment over the entire image area is stopped after 32 fields per channel, and compared with the previously proposed apparatus, the registration
5 adjusting time can be reduced by one-half to one-fourth for an NTSC system colour television camera and an HDTV system colour television camera.

As described above, it is possible to provide an even finer adjustment of the registration accuracy, and to accomplish this the
10 following procedure is carried out. As represented in Figure 9, if time point t_{un} at which the centring control data is updated in the so-called upward direction and the polarities of the error data in the entire segmented image areas of the image area are changed in the upward direction, is taken as time point t_{d0} at which the
15 registration readjustment is started, then from this time point t_{d0} the control data within the deflection control data generating circuit 91 of Figure 6, formed within the CPU 51, will be updated in the downward direction, as represented at step 105 in Figure 7.

Thus, operations very similar to steps 102 to 104 are effected
20 once again at steps 106 to 108 and, at time point t_{dn} after 32 fields from the adjustment starting point t_{d0} , the polarities of the error information of the entire segmented image areas of the image area are inverted in the downward direction, as represented in Figure 11H. At time point t_{dn} the centring control data value C_{dn} to
25 C_{d1} , which are produced at the time the polarities of the error data in the segmented image areas 2₁₁ to 2₃₅ of the image area are inverted, are stored in the respective memory areas of the memory 58D of Figure 5. The centring control data C_{u1} to C_{un} in the upward direction, as represented in Figure 11D, are stored in the memory 58U
30 of the circuit of Figure 5.

Turning now to Figure 12A, the control data value of the segmented image areas corresponding to both the memories 58U and 58D of Figure 5, which are averaged in step 109 of the method of Figure 7, are represented. As described above, the mean value M_0 represented
35 as the centre value of Figure 12A of the control data on the segmented image area 2₂₃ is the centring error component. Then, as shown in Figure 12B, each of the mean values M_{11} to M_{35} of the control data

of the other segmented image areas has this mean value subtracted therefrom and the difference ($M_{ij} - M_0$) of the arbitrary segmented image area 2_{ij} is multiplied by the control sensitivity ratio, which is derived at step 110 of the process of Figure 7, thereby producing the registration error component of that arbitrary segmented image area. On the basis of the calculated registration error component then, the registration adjustment can be effected by the above-mentioned procedure at each of the four channels R/V, B/V, R/H and B/H. By using the averaging process, the accuracy of the registration adjustment is the same as that in the case where the centring control data is increased by one bit. Furthermore, in an HDTV system colour television camera, in spite of the averaging process, the registration adjustment time can be reduced by one-half when compared with the apparatus of Figure 2, for example.

Accordingly, because the centring control data is sequentially changed at each predetermined time interval and the registration errors of the respective segmented image area are calculated from the centring control data values produced at the time at which the polarities of the registration errors of the respective areas are inverted, it is possible to provide a registration adjustment apparatus for a multi-tube registration camera that can reduce the time usually required for the registration adjustment.

Another embodiment according to the present invention is shown in Figure 13. Elements corresponding to those of Figure 2 are identified with the same reference numerals, and a detailed explanation thereof is omitted. Referring now to Figure 13, address generators 112 and 114 receive at their respective clear terminals CLR the vertical drive signal VD and the horizontal drive signal HD, respectively. The horizontal drive signal HD is fed to the address generator 112 as a clock signal and the clock signal for the address generator 114 is a signal of frequency NF_H . As described above, in an HDTV system colour television camera, N is greater than 2,000 and the clock frequency for the address generator 114 is approximately 70 MHz. Once again, in such system, delay times ΔT of the respective delay lines 34, 35 and 37 that generate the edge signal is selected to be around 55 nanoseconds.

A latch circuit 116 receives outputs from the address

generators 112 and 114 as well as an output signal D from the edge detector 39 after having been passed through the slice circuit 45 and the AND gate 46. This same signal D is fed to the sample-and-hold circuit 44. The output from the latch circuit 116 is fed through an input/output port (not shown) to the CPU 51 that is part of the control circuit 50. When compared with the embodiment of Figure 2, it is seen that the remainder of the apparatus of Figure 13 is substantially identical.

The operation of the embodiment of Figure 13 can best be explained utilizing Figures 14 and 15. In Figure 14 the effective image area is divided into the matrix of three rows and five columns to provide segmented image areas 2_{11} to 2_{35} . The registration test chart for this segmented image area is formed as cross-stripes that comprise three horizontal stripes 5_1 to 5_3 and five vertical stripes 6_1 to 6_5 . As will be described below, the position of this test chart may be coarsely adjusted initially. The horizontal stripes 5_1 to 5_3 and the vertical stripes 6_1 to 6_5 do not pass through the centres 4_{ij} of the respective segmented areas 2_{11} to 2_{35} . In addition, the length between the centres 4_{ij} of the segmented image areas 2_{11} to 2_{31} on the horizontal stripes 5_1 to 5_3 are not always equal and similarly the lengths between the respective centres 4_{ij} of the segmented image areas 2_{11} to 2_{15} on for example the first row and respective vertical stripes 6_1 to 6_5 are also not always equal. All that is generally required of this pattern of horizontal and vertical stripes of the test chart is that the vertical and horizontal stripes are generally formed parallel to the respective vertical and horizontal end edges of the image area.

In the embodiment of Figure 13, the address generators 112 and 114 count the clocks in synchronism with the vertical and horizontal scan operations to produce sequentially the position information in the vertical and horizontal directions relative to a point on the image area that is being scanned by the electron beam of the green image pick-up tube 11G. At the point where the electron beam scans the horizontal stripe 5_i in the arbitrarily selected segmented image area 2_{ij} of the image area 1, the sampling pulse D corresponding to the position of the edge signal is supplied from the edge detector 39 to the latch circuit 116, which latches the positional data of the

horizontal stripe 5_i that has been detected within the segmented image area 2_{ij} . Similarly, at the time when the electron beam scans the vertical stripe 6_j in the arbitrarily selected segmented image area 2_{ij} , a sampling pulse corresponding to the position of the edge signal is fed from the edge signal generating circuit 39 to the latch circuit 116 that latches the positional data of the vertical strips 6_j in the segmented image area 2_{ij} .

The CPU 51 produces the positional data of the intersection 7_{ij} of the striped patterns from the positional data of the horizontal stripe 5_i and the vertical stripe 6_j in the segmented image area 2_{ij} . At the same time, the four channel registration error data at this intersecting point 7_{ij} are obtained as described above. Then, during one field period, two kinds of data are obtained for all of the segmented image areas of the effective image area 1.

Accordingly, as seen in Figure 15, data A_1 to A_5 of the horizontal registration errors of the intersections 7_{11} to 7_{15} of the stripes within the segmented image areas on a selected row, for example, 2_{11} to 2_{15} are measured and plotted, as represented by the solid circles in Figure 15. Furthermore, the centres of the segmented image areas 2_{11} to 2_{15} are located at t_{01} to t_{05} , respectively. The horizontal registration data, C_1 to C_5 , shown by the open circles in Figure 15, at the centres of the respective segmented image areas are obtained as follows.

When the registration error data C_2 at the centre of a segmented image area, for example, 2_{12} , is calculated, the positions t_{71} and t_{72} of the two measured data points A_1 and A_2 which are just ahead of and behind the data point C_2 , are checked because their magnitudes e_1 and e_2 are already known, and the position t_0 of the desired error data C_2 is already known, so the difference x_2 between the magnitudes of the error data C_2 and A_2 can be expressed as follows:

$$\begin{aligned} x_2 &= d_2 \cdot b_{12}/a_{12} \\ &= (e_1 - e_2) (t_{72} - t_{02}) / (t_{72} - t_{71}) \quad \dots (1) \end{aligned}$$

Furthermore, a difference x_1 between the magnitudes of the error data C_1 at the centre of the segmented image area at one end

of the row, for example, the segmented image area 2_{11} and the nearby measured data A_1 is calculated as follows:

$$\begin{aligned} x_1 &= d_1 \cdot b_{12}/a_{12} \\ &= (e_1 - e_2) (t_{71} - t_{01}) / (t_{72} - t_{71}) \quad \dots (2) \end{aligned}$$

By carrying out the calculations above to accomplish the interpolation, or extrapolation, at every channel over the entire number of segmented image areas 2_{11} to 2_{35} of the image area 1, the registration errors of the respective channels at the centres of the segmented image areas are calculated during one field period. Therefore, based on the calculated registration errors, the registration adjustment can be effected as described above using the demultiplexer 60 and the deflection circuit 20.

With the embodiment of Figure 13, if the optical image at the intersecting point of the cross-stripes of the registration test chart exists within each of the segmented image areas, then the registration error data at the centres of the respective segmented image areas can be obtained using the above calculations during a relatively short period of time. Therefore, the conditions necessary for aligning the positions of the registration test chart can be considerably reduced.

Although in the foregoing description the interpolation and extrapolation are effected by straight line approximation, that is, a linear equation, such interpolation and extrapolation could also be effected by using a quadratic expression or a cubic expression.

Thus, in use the embodiment of Figure 13, because the amount of the registration errors at the predetermined position of each segmented image area can be calculated from the position at which the registration error of the respective segmented image areas is detected and the amount of the detected registration error, it is possible to provide registration adjusting apparatus for a multi-tube colour television camera that can alleviate the difficulties presently encountered when aligning the positions of the registration test chart.

CLAIMS

1. A multi-tube colour television camera with an automatic registration adjusting system, the camera comprising:
- 5 first and second pick-up tubes for deriving respective first and second video signals corresponding to an image of a registration adjustment test chart;
- deflection control means for controlling beam deflection of said first and second image pick-up tubes;
- 10 error sampling means for comparing said first and second video signals to produce registration errors, and sampling said registration errors at points therein corresponding to an array of segmented areas of the image of said test chart;
- deflection control data generating means for generating deflection control data supplied to said deflection control circuit in response to sampled registration errors from said error sampling means, so that the registration errors are sequentially varied in response to generated deflection control data;
- 15 polarity detecting means for detecting changes in polarity of the registration errors from said error sampling means for each of said segmented areas of the image;
- memory means having a plurality of addresses corresponding to said segmented areas of the image for storing the deflection control data at each of said addresses when the registration error of the corresponding segmented area changes polarity;
- 25 control means for controlling the deflection control data when the registration errors of all segmented areas of the image change polarities; and
- read out means for reading out deflection control data from said memory means and feeding deflection control data based on said read out data to said deflection control circuit.
- 30
2. A camera according to claim 1 further comprising a temporary memory for temporarily storing the sampled registration errors from said error sampling means, and address generator means connected to receive a horizontal drive signal and a vertical drive signal of said camera for generating therefrom address signals fed to said temporary
- 35

memory for determining addresses in said temporary memory at which the sampled registration errors are stored, the output of said temporary memory being fed to said polarity detecting means.

5 3. A camera according to claim 2 wherein reading and writing of said temporary memory is controlled by said address signals, and said address generator means also receives a clock signal of predetermined frequency for clocking said address signals in synchronism therewith.

10 4. A camera according to claim 1 wherein said control means comprises a central processing unit connected to said memory means.

5. A camera according to claim 4 further comprising address generator means connected to receive a vertical drive signal and a
15 horizontal drive signal of said camera, and a clock signal of predetermined frequency for producing address signals fed to said central processing unit for reading and writing said deflection control data in said memory means.

20 6. A camera according to claim 4 further comprising address generator means connected to receive a vertical drive signal and a horizontal drive signal of said camera and a clock signal of predetermined frequency for producing address signals therefrom and a latch circuit receiving said address signals as positional data
25 relative to said test chart, said positional data being fed to said central processing unit in correspondence with said registration error data, so that said central processing unit calculates the registration errors at the centres of said segmented image areas.

30 7. A camera according to claim 6 wherein said central processing unit calculates the registration errors by linear interpolation.

8. A method of registration adjustment for a multi-tube colour television camera, the method comprising:

35 deriving respective first and second video signals corresponding to an image of a registration adjustment test chart from respective first and second pick-up tubes;

controlling beam deflection of said first and second image pick-up tubes;
comparing said first and second video signals to produce registration errors and sampling said registration errors at points therein
5 corresponding to an array of segmented areas of the image of said test chart;
generating deflection control data supplied to said deflection control circuit in response to sampled registration errors from said error sampling, so that the registration errors are sequentially varied in
10 response to generated deflection control data;
detecting changes in polarity of the registration errors from said error sampling for each of said segmented areas of the image;
storing the deflection control data in a memory having a plurality of addresses corresponding to said segmented areas of the image at each
15 of said addresses when the registration error of the corresponding segmented area changes polarity;
controlling the deflection control data when the registration errors of all segmented areas of the image change polarities; and
reading out deflection control data from said memory and feeding
20 deflection control data based on said read out data for controlling said beam deflection.

9. A method according to claim 8 further comprising temporarily storing the sampled registration errors from said error sampling means
25 in a temporary memory, and generating address signals from a horizontal drive signal and a vertical drive signal of said camera, said address signals determining addresses in said temporary memory at which the sampled registration errors are stored, the output of said temporary memory being used in detecting changes in polarity.

30 10. A method according to claim 9 wherein reading and writing of said temporary memory is controlled by said address signals, and said addresses are generated using a clock signal of predetermined frequency for clocking said address signals in synchronism therewith.

35 11. A method according to claim 9 further comprising generating address signals from a vertical drive signal and a horizontal drive

signal of said camera and a clock signal of predetermined frequency for producing address signals therefrom and latching said address signals in a latch as positional data relative to said test chart, said positional data being fed to a central processing unit in
5 correspondence with said registration error data, so that said central processing unit calculates the registration errors at the centres of said segmented image areas.

12. A method according to claim 11 wherein said central processing
10 unit calculates the registration errors by linear interpolation.

13. A multi-tube colour television camera with an automatic registration adjusting system, the camera being substantially as
15 hereinbefore described with reference to Figure 5 of the accompanying drawings.

14. A multi-tube colour television camera with an automatic registration adjusting system, the camera being substantially as
20 hereinbefore described with reference to Figure 13 of the accompanying drawings.

15. A method of registration adjustment of a camera according to claim 13, the method being substantially as hereinbefore described.

25 16. A method of registration adjustment of a camera according to claim 14, the method being substantially as hereinbefore described.

30

35